For a better experience, click the Compatibility Mode icon above to turn off Compatibility Mode, which is only for viewing older websites.

Calendar

  • CE Grad Symposia: A Statistical Approach to Memory and NoC Co-Design

    Monday, March 2, 2015

    1:30 PM-2:30 PM

    ECE Conference Room 302 3rd Floor Bossone Research Enterprise Center 3140 Market Street Philadelphia, PA 19104

    • Everyone
    Computer Engineering Graduate Symposia: 
    Read More
  • PhD Defense: Instrumenting and analyzing platform-independent communication in applications

    Tuesday, March 3, 2015

    2:00 PM-4:00 PM

    ECE Conference Room 302 3rd Floor, Bossone Research Enterprise Center

    • Graduate Students
    • Faculty

    The performance of microprocessors is limited by communication. This limitation, sometimes alluded to as the memory wall, refers to the hardware-level cost of communicating with memory. Recent studies have found that the promise of speedup from transistor scaling, or employing heterogeneous processors, such as GPUs, is diminished when such hardware communication costs are included.

    Read More
  • PhD Research Proposal: Design and Automation of Voltage-Scaled Clock Networks

    Friday, March 6, 2015

    10:00 AM-2:00 PM

    ECE Conference Room 302, 3rd Floor, Bossone Research Enterprise Center

    • Graduate Students
    • Faculty

    Clock distribution networks are vital for the synchronization of digital ICs while constituting the significant portion of total power consumption. To this end, design methodologies for clock networks are well-studied in the literature and industrial applications to address the tradeoff between timing performance and power consumption. Low power techniques, such as voltage scaling and clock gating, are introduced to minimize power consumption, however, their application remains limited due to their performance overhead. High performance topologies, such as clock meshes, are promising to deliver high timing performance while suffering from high power consumption.

    Read More
  • CE Grad Symposia: Charge Recovery Logic

    Monday, March 9, 2015

    1:30 PM-2:30 PM

    ECE Conference Room 302 3rd Floor Bossone Research Enterprise Center 3140 Market Street Philadelphia, PA 19104

    • Everyone
    Computer Engineering Graduate Symposia: 
    Read More
  • CE Grad Symposia: Wireless Networks-on-Chip

    Monday, March 16, 2015

    1:30 PM-2:00 PM

    ECE Conference Room 302 3rd Floor Bossone Research Enterprise Center 3140 Market Street Philadelphia, PA 19104

    • Everyone
    Computer Engineering Graduate Symposia: 
    Read More
  • CE Grad Symposia: Technique Survey: Improved Last Level Cache Efficacy

    Monday, March 16, 2015

    2:00 PM-2:30 PM

    ECE Conference Room 302 3rd Floor Bossone Research Enterprise Center 3140 Market Street Philadelphia, PA 19104

    • Everyone
    Computer Engineering Graduate Symposia: 
    Read More
  • CE Grad Symposia: Low-Power Neuromorphic Computing

    Monday, March 23, 2015

    1:30 PM-2:00 PM

    ECE Conference Room 302 3rd Floor Bossone Research Enterprise Center 3140 Market Street Philadelphia, PA 19104

    • Everyone
    Computer Engineering Graduate Symposia: 
    Read More
  • CE Grad Symposia: Advances in Workload Characterization Tools

    Monday, March 23, 2015

    2:00 PM-2:30 PM

    ECE Conference Room 302 3rd Floor Bossone Research Enterprise Center 3140 Market Street Philadelphia, PA 19104

    • Everyone
    Computer Engineering Graduate Symposia: 
    Read More